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Abstract—This paper analyzes the sources of jitter in a DLL
and presents a behavioral model for fast DLL optimization. An
algorithm to simulate the DLL in open loop is demonstrated.
This procedure, together with the behavioral modeling, greatly
reduces the simulation time of DLL when compared to the close-
loop DLL simulation. In order to optimize the DLL performance,
the dependence of the output jitter versus the power consumption
is studied.
Index Terms—DLL, CMOS, optimization, modeling, Verilog-A,
behavioral
I. INTRODUCTION
THE scaling of the CMOS technology during the last yearshas allowed the integration of full systems on a chip
(SoC), including both the digital and analog blocks, as well
as the RF front-end [1], [2]. However new design difficulties
have arose due to this decreasing transistor dimensions [3]–
[5]. As it will be demonstrated, once the delay-locked loop
(DLL) architecture and size (number of cells) has been fixed,
the actual dimensions of the DLL blocks have a great impact
on the performance of the system.
The theoretical jitter analysis of all the main contributors
to the output jitter has been done for PLL/DLL systems [6],
[7]. Also, the transistor level jitter analysis has been carried
out for the charge pump [8] and the voltage controlled delay
line [9], [10]. This theoretical models have allowed to predict
the jitter performance of the DLL blocks and their contribution
to the total output jitter. However, their limited accuracy has
led to the use of behavioral models based on transistor level
simulations, for both PLLs [11] and DLLs [12]. But, even with
these latter models, the task to methodically analyze the sys-
tem for a wide range of dimensions is a very time consuming
procedure. This prevents to obtain an accurate model for the
DLL jitter performance and the power consumption.
In this paper a new fast behavioral model to analyze the
impact of the physical transistor dimensions on the overall
performance of a DLL is developed. In section II an intro-
duction to the main sources of jitter in a DLL is carried out,
while in section IV a behavioral model for the DLL blocks
is developed. The basis for fast model DLL simulation are
explained in section III. Finally, the results obtained with the
introduced model are analyzed and discussed in section V.
II. JITTER ANALYSIS OF THE DLL
The architecture of a delay-locked loop is presented in
Fig. 1. The DLL architecture consists of a voltage controlled
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Figure 1. DLL architecture.
delay line (VCDL), a phase/frequency detector (P/FD), a
charge pump (CP), a loop filter and a regulator. The output
of the VCDL can be either used for a clock multiplying DLL
or a MUX-based time slot selection. The DLL main sources
of jitter are those of the VCDL, the P/FD+CP, the control
voltage and the jitter of the reference clock, referred as σ
V L
,
σ
P/FD+CP
, σ
V C
and σ
IN
respectively. Thus the total jitter for
the DLL can be expressed as:
σ
2
DLL
= σ2
V L
+ σ2
P/FD+CP.
+ σ2
V C
+ σ2
IN
(1)
In the following subsections these sources of jitter are
analyzed as a function of the parameters of the DLL, such
as the size M , the reference period Tref , loop capacitance,
VCDL characteristics, etc.
A. Control voltage jitter
A source of jitter in the DLL is the one produced by the
variations in the control voltage of the VCDL. This control
voltage is responsible for the loop feedback as shown in
Fig. 1. The jitter due to the noise of the control voltage is
negligible compared to the jitter produced by the control
voltage ripple [8], [12], [13]. But even without noise, the
control voltage has variations produced by the charge leakage
in the loop capacitor.
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Figure 2. Control voltage ripple.
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Figure 3. Jitter as a function of the DLL size.
Assuming as illustrated in Fig. 2 that the leakage current
Ileak much smaller than the charge pump current ICP , that is
ton  toff , the jitter due to the voltage ripple can be written
as:
σ
V C
= 1√
12
KV L
Tref Ileak
Cloop
(2)
where Tref is the period of the reference clock, Cloop is the
loop capacitance and KV L is the VCDL sensitivity.
There is however another source of frequency variation of
the DLL output signal related to the control voltage ripple.
Usually, the Jitter is referred to the variance of the output
signal phase, however there’s also a phase drift produced by
the mean. The physical explanation is that to compensate for
the leakage current the DLL loop must produce a slight time
mismatch between the reference signal and the output of the
last cell, as shown in Fig. 2. This time drift ∆
V C
can be
calculated as:
∆
V C
= Tref
Ileak
ICP
(3)
Assuming the loop capacitance is linearly scaled with the
size of the VCDL as Cloop =MCl0, both (2) and (3) can be
rewritten as:
σ
V C
= 1√
12
KDE
d0Ileak
Cl0
M (4)
∆
V C
= d0
Ileak
ICP
M (5)
where M represents the size of the VCDL, and d0 and KDE
are the nominal delay and sensitivity of the VCDL cell,
respectively. As a matter of fact, the frequency offset ∆
V C
is much lower than the actual jitter σV C hence is neglected in
the jitter calculation.
The jitter due to control voltage ripple, as computed in (4),
is represented in Fig. 3 as a function of the DLL size M .
B. Voltage controlled delay line jitter
Each of the cells that conform the VCDL has its own
independent jitter σ
DE
. Its contribution to the total added
jitter of the VCDL σ
V L
depends on the source of the jitter,
and whether it behaves differently when it operates inside the
close-loop of a DLL or not. As explained in the appendix, the
jitter due to the mismatch of the cells can be compensated at
the end of the VCDL, whereas the jitter due to the intrinsic
noise of the cells adds along the line. The contributions to
the total jitter of the VCDL are, hence, different for the
mismatch and noise jitter. The jitter in the m–th cell of a
M -size DLL due to mismatch σ
V Lm
and due to noise σ
V Ln
can be expressed as:
σV Lm =
√
M
m
(M −m)σDEm (6)
σ
V Ln
=
√
mσ
DEn
(7)
where σ
DEm
and σ
DEn
denote the cell jitter due to mismatch
and noise, respectively.
The jitter along the VCDL due to both sources is depicted in
Fig. 3 for different number of cells M of the DLL. Note how
the jitter due to mismatch is zero at the first and last cells of
the VCDL whereas the jitter due to noise is always additive.
The jitter scale has been enhanced for better readability of
the small jitter contributors, but maintaining the jitter order of
importance.
C. Phase/frequency detector and charge pump jitter
The intrinsic noise of the phase/frequency detector and the
charge pump can be transformed into an equivalent input jitter.
Also the mismatch in the charge and discharge currents of
the charge pump can be translated into an equivalent jitter at
the input of the P/FD+CP block [12]. In the same conditions
as the control voltage scaling (linear loop capacitance scal-
ing and constant charge pump current) the equivalent jitter
in the P/FD+CP due to mismatch —the most predominant
source [12]— is independent of the DLL size. This last source
of jitter analyzed is depicted in Fig. 3.
III. OPEN-LOOP DLL MODEL
In the previous sections a behavioral model for the DLL
blocks providing energy, jitter and delay data was developed.
However, the DLL simulation still needs an extremely long
transient to lock the DLL loop. In this section a novel approx
to overcome this problem is discussed.
The expressions for the close-loop and open-loop jitter
obtained in the appendix can be written as:
σ
T
=
√
M
m
(M −m)σ
E
(8)
σ
T
=
√
mσ
E
(9)
Denoting the close-loop jitter as σc
T
and the open-loop jitter
as σo
T
, they can be related as:
σ
c
T
(mc) = σo
T
(mo) (10)
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Figure 4. Jitter equivalence for open-loop and close-loop DLL VCDL
simulation.
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Figure 5. Open-loop equivalent DLL model.
From (8) and (9):√
M
m
(M −m)σc
E
=
√
mσ
o
E
(11)
Assuming σc
E
= σo
E
and for the close-loop worst-case jitter
scenario (m = M2 ):
σ
c
T
(
M
2
)
= σo
T
(
M
4
)
(12)
Consequently the equivalent close-loop jitter for M2 can be
calculated as the open-loop jitter for M4 . Furthermore, the
open-loop jitter for M can be estimated by simulation and
then, with the expression in (9), the close-loop jitter can be
obtained as:
σ
c
T
(
M
2
)
= 12σ
o
T
(M) (13)
These two relations are depicted in Fig. 4 for a fixed DLL
size. The jitter in open-loop and its equivalent in close-
loop from (12) are shown. It’s also shown the open-loop
equivalence relation between the jitter of the quarter and the
last cell of the VCDL in (13).
As represented in Fig. 5, the DLL can be simulated in open-
loop (reducing it to only the VCDL) and then equalize the
jitter whenever appropriate. Thus the jitter due to noise in
the VCDL, the jitter due to the control voltage ripple and
the P/FD+CP jitter is simulated directly. The jitter due to
mismatch in the VCDL must be corrected using (13), though.
The relation in (13) is used to greatly speed-up the DLL
simulation: Since the period Tref is known, the long tran-
sient simulation to the steady-state close-loop analysis can be
skipped. This is specially important in montecarlo simulations
where this loop-locking transient simulation cannot be reused
between runs.
IV. JITTER MODELING
To simulate the DLL total jitter a simplified model of the
blocks must be developed. These blocks have different sources
of jitter but they can all be modeled as a jitter-less block
with an equivalent jitter source. However, besides this first
order approach, the model needs also to take into account
the dimensions of the transistors involved in this blocks.
Finally the complete DLL model has to be implemented in a
behavioral language (like Verilog-A) to enhance the simulation
times.
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Figure 6. Complementary delay cell in a VCDL.
A. VCDL block model
The results from the precedent sections shows that the main
contributor for the DLL jitter is the VCDL, as depicted in
Fig. 3. To study the impact of the transistor scaling in the DLL
performance an analysis of the VCDL characteristics relevant
to the jitter is developed. The first step is to choose the delay
cell architecture and the ratio of the transistors involved. The
delay cell examined in this paper is a scaled version of the
one presented in [14]. It’s a fully differential (complementary)
structure whose delay can be controlled by means of the supply
voltage of an inverter. To provide rail-to-rail voltage a level
shifter is included at the output. The architecture of this cell
conforming the VCDL is depicted in Fig. 6.
The next step is to analyzed the cell for a combination
of different transistor dimensions. An excerpt of the data
populated with this simulation is summarized in Fig. 7.
The modification of the cell dimensions has an impact
on the power consumption, the delay, the jitter but also the
sensitivity on the control voltage. To be able to modify the
cell dimensions without compromising the DLL design the cell
delay must be kept constant. The width and length constant-
delay space is represented in Fig. 8. The delay has been chosen
to be approximately 140ps.
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Figure 7. VCDL cell characterization for W and L sweep. (a) Delay, (b)
Energy consumption, (c) Jitter due to noise and (d) jitter due to mismatch.
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Figure 8. VCDL cell characterization for constant length and constant delay
scaling.
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Figure 9. VCDL cell jitter simulation results versus energy consumption.
For this constant delay, the jitter can be represented versus
the energy of VCDL cell, as shown in Fig. 9. As expected the
jitter due to mismatch is an order of magnitude larger than the
jitter due to noise. Note, however, that this is the jitter for a
single VCDL cell, thus its contribution to the total DLL needs
to be adjusted. This problem will be addressed in section III.
B. DLL blocks model
As previously analyzed, the modeling depends on the jitter
source and whether it operates in close-loop or open-loop.
The VCDL cell has different sources of jitter as depicted
in Fig. 10a; its model is implemented with a jitter-less de-
lay element and an equivalent jitter source, which will be
different for the jitter due to mismatch and due to noise.
For the phase/frequency detector and charge pump all the
noise elements and mismatch sources can be translated as a
corespondent jitter source at the input. This modeling is shown
in Fig. 10b. Finally the control voltage ripple is modeled as an
equivalent jitter and offset source at the input, as represented
in Fig. 10c.
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Figure 10. Equivalent jitter modeling for (a) VCDL cell, (b) Phase/Frequency
Detector and Charge Pump and (c) loop control voltage ripple.
C. Behavioral DLL model
In order to reduce simulation time even further a
Verilog-A [15] model of the delay cell used in the VCDL
was developed. The code used for modeling the delay cell in
Fig. 6 is:
delaycell.va
include "disciplines.vams"
module cell_va(VDD,VCNT,VSS,DIP,DIN,DOP,DON,SOP,SON);
output VDD,VCNT,VSS;
input DIP,DIN;
output DOP,DON,SOP,SON;
electrical VDD,VCNT,VSS;
voltage DIP,DIN;
voltage DOP,DON,SOP,SON;
parameter real vtrans = 0.5; // threshold (V)
parameter real vlogic_high= 1.0;
parameter real vlogic_low = 0.0;
parameter real tdel = 1p from [0:inf];
parameter real trise = 1p from [0:inf];
parameter real tfall = 1p from [0:inf];
parameter real tjitter = 0p from [0:inf];
parameter real iVDD = 0 from [0:inf];
parameter real iVCNT = 0 from [0:inf];
parameter integer initseedN = -500;
parameter integer initseedP = -700;
real vop,von;
integer seedn, seedp;
analog begin
V(DOP)<+ transition(vop,tdel+tjitter*$rdist_normal(seedp,0,1),trise);
V(SOP)<+ transition(vop,tdel+tjitter*$rdist_normal(seedp,0,1),trise);
V(DON)<+ transition(von,tdel+tjitter*$rdist_normal(seedn,0,1),tfall);
V(SON)<+ transition(von,tdel+tjitter*$rdist_normal(seedn,0,1),tfall);
I(VDD,VSS) <+ iVDD;
I(VCNT,VSS)<+ iVCNT;
@(initial_step) begin
seedn=initseedn;
seedp=initseedp;
end
@(cross(V(DIP) - vtrans, +1)) begin
vop=vlogic_high;
von=vlogic_low;
end
@(cross(V(DIP) - vtrans, -1)) begin
vop=vlogic_low;
von=vlogic_high;
end
end
endmodule
It includes delay and jitter modeling as well as the power
consumption. The data is obtained from the look-up table of
the simulation results of a single delay cell as shown in Fig. 7.
V. SIMULATION ALGORITHM AND RESULTS
A. Simulation algorithm
The algorithm required to simulate the DLL under the
conditions described in this papers is depicted in Fig. 11.
Once the DLL architecture has been set, including all the
components topology and size, a Verilog-A model must be
developed. The phase/frequency detector with charge pump
jitter and control voltage ripple are estimated by simulation,
together with the jitter due to mismatch and due to noise in
the VCDL. Other characteristics such as energy consumption
and the delay are also estimated by simulation. This model
development is swept over the VCDL cell physical dimensions
to generate a multidimensional model in Verilog-A.
In the DLL close-loop operation, the loop sets the control
voltage to match the DLL period to that of the reference input
signal. However, as explained in section III the behavioral
DLL model is simulated in open-loop. Hence, the first step is
to obtain the DLL period Tref , assuming the control voltage
constant and without any source of jitter. Although the period
and control voltage found with this open-loop method is
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Figure 11. Model generation and simulation algorithm.
slightly different to the close-loop operation, the differences
in both power consumption and jitter are negligible.
With the period acquired in the previous step, the final
simulation with jitter is carried out. This final simulation
is iterated N times in order to obtain a statistically correct
estimation of the jitter. Depending on the jitter source, a
correction factor must be applied, as explained in section III.
Finally a new cell size must be chosen if the simulated jitter
doesn’t fit into the specifications. Or alternatively the cell size
can be swept over the constant-delay space defined in Fig. 8
to simulate the energy versus jitter interdependence.
The simulation algorithm was developed in the MATLAB
environment. The transistor level and Verilog-A simulations
were performed with the Spectre RF simulator.
B. Simulation results
The Verilog-A model described in the previous section
was developed for a DLL implemented in a 90nm CMOS
technology. The reference frequency of the input signal was
set to 200MHz. The DLL was fixed to 36 VCDL cells, hence
the nominal delay of the VCDL cell was determined to be
around 140 ps. The simulation results for the behavioral model
described are presented in Fig. 12.
As expected, the most predominant source of jitter in the
DLL is the mismatch jitter in the VCDL. Its dependence on
the energy is consistent with the results presented in [10].
Although simulations are not accurate for small values of
the jitter due to noise in the VCDL because of the numeric
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Figure 12. DLL jitter simulation results versus energy consumption.
Table I
SIMULATION TIME COMPARATIVE
Simulation
time a
Behavioral CMOS speed-up
open-loop close-loop
w/o jitter 1.3 ks 470 ks 361
w/ jitter 57ks 21Ms 368
aequivalent single threaded on a Intel R© Xeon R© CPU E5520 @
2.27GHz
rounding, this jitter is one order of magnitude lower than the
jitter due to mismatch and thus can be safely ignored. On
the contrary, the jitter due to the phase/frequency detector and
charge pump and due to the control voltage ripple are not
scaled with the VCDL cell dimensions, hence are not always
negligible.
For the jitter due to mismatch, the behavioral model sim-
ulation results match those of the transistor level simulation,
as shown in Fig. 12. These results confirm the accuracy of the
methodology presented in this paper. On the other hand, the
jitter due to noise in the behavioral model has an slight error
for very low jitter results when compared to transistor level
simulations. However, as depicted in Fig. 12, the jitter due to
mismatch is the predominant source of jitter and thus the jitter
due to noise can be neglected. The jitter due to control voltage
ripple and phase/frequency detector was obtained directly from
transistor level simulations, thus the results for the behavioral
model match perfectly. Note that due to the fact that transistor
level simulations are extremely long, fewer sweep point have
been simulated.
The simulation time for this behavioral modeling of the
DLL is much lower than a CMOS close-loop simulation. This
time includes the setup simulation to obtain the period, the
N -runs simulation to obtain the jitter and also the delay cell
modeling, as summarized in Table I. The results show that the
new open-loop behavioral model introduced in this paper is
360 times faster than a full close-loop CMOS transistor level
analysis. Both the close-loop transistor level and the open-
loop Verilog-A simulations can be greatly paralleled, therefore
reducing drastically the total simulation time. Although the
simulations were in fact parallels, the time in Table I is the
added equivalent time of all these simulations.
VI. CONCLUSION
In this paper a behavioral model for fast optimization of
DLLs’ performance has been presented. The sources of jitter
have been analyzed and the DLL blocks have been modeled.
The open-loop DLL model presented allows to simulate the
DLL jitter performance for different VCDL cell dimensions,
at a fraction of the time needed in normal DLL analysis.
Therefore, the main contributor to the DLL jitter can be
independently analyzed, and the DLL power consumption
performance versus the jitter can be evaluated.
APPENDIX
OPEN AND CLOSE-LOOP JITTER ANALYSIS OF A VCDL
In this section the total jitter of a VCDL is evaluated. In
an open-loop analysis of the VCDL, where all the cells are
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6uncorrelated, the jitter along the line increases monotonically
and thus the total jitter is unbounded. Nonetheless, in a
delay-locked loop they behave much differently. The DLL
phase/frequency detector compares the edges of the first and
last cells’ output of the VCDL; the stationary delay errors like
those due to mismatch can be therefore compensated for the
first and last cells. On the other hand, the noise produces fast-
varying delay errors (which can’t be compensated) that yield
to an effectively open-loop operation. Hence, the total jitter of
a VCDL operating in a DLL can be calculated, in a first-order
approximation, as a combination of the jitter inside the loop
bandwidth and outside it.
In the analysis of a DLL, the mismatch jitter must be
modeled as a close-loop jitter, whereas the noise jitter must
be modeled as an open-loop jitter. The following subsections
analyze the jitter along the VCDL in these two cases.
A. Close-loop
Let d0 be the nominal jitter-less delay of the cell and ξn
the error of the n–th cell; thus total delay the n–th cell is:
dn = (1 + ξn) d0 (14)
Thus the jitter of a VCDL cell can be expressed as:
σ
En
= E {ξn} d0 = σξnd0 (15)
The cell jitter can be assumed to be uncorrelated between
cells and constant, therefore:
σ
E
= σξd0 (16)
For a voltage controlled delay cell implemented with M
cells, the period Tref in close-loop is:
Tref =
M∑
n=1
dn (17)
An expression for the jitter from (14) and (17) can be
derived as explained in [10]:
σ
2
∆tm =
T
2
ref
M3
m(M −m)σ2ξ (18)
Or as an expression of the cell jitter as:
σ
T
=
√
M
m
(M −m)σ
E
(19)
For the initial m = 0 and last cell m = M the jitter in
close-loop is zero, as shown in Fig. 4 for a fixed DLL size M .
The maximum jitter is obtained for m = M2 .
B. Open-loop
In this case the total delay error is unbounded due to the
jitter, therefore (17) is transformed into:
Tref 6=
M∑
n=1
dn (20)
The m–the cell delay error the VCDL can be expressed as:
∆tm =
m∑
n=1
dn −
m
M
Tref =
Tref
M
m∑
n=1
ξn (21)
Hence the variance can be calculated as:
σ
2
∆tm = E
{
∆tm
2
}
= E


T
2
ref
M2
(
m∑
n=1
ξn
)2
 (22)
Thus finally,
σ
2
∆tm =
T
2
ref
M2
mσ
2
ξ (23)
Or alternatively as an expression of the cell jitter as:
σ
T
=
√
mσ
E
(24)
As represented in Fig. 4, the jitter increases monotonically
with the cell number m (up to the DLL size M ).
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